



Fig.1

Fig. 2










Fig.4





VIRTUAL DISPLAY SCREEN 607 (DISPLAY SCREEN FOR TWO-DIMENSIONAL OR THREE-DIMENSIONAL IMAGES)




Fig. 6

VIRTUAL DISPLAY SCREEN 708 (DISPLAY SCREEN FOR TWO-DIMENSIONAL OR THREE-DIMENSIONAL TMAGES)




Fig. 7




Fig. 8




Fig. 9




Fig. 10

VIRTUAL DISPLAY SCREEN 1104 (DISPLAY SCREEN FOR TWO-DIMENSIONAL OR THREE-DIMENSIONAL IMAGES)




Fig. 11




Fig. 12





Fig.14



1401 SUBSTRATE 1407 LOW CONCENTRATION IMPURITY REGION (LDD REGION)

1402 SILICON OXIDE FILM 1408 CHANNEL FORMATION REGION


1403 GATE ELECTRODE 1409 CHANNEL PROTECTION FILM

1404 GATE INSULATION FILM1410 LAYER INSULATION FILM

1405 SOURCE REGION 1411 SOURCE ELECTRODE

1406 DRAIN REGION 1412 DRAIN ELECTRODE

Fig. 15



1501 INSULATING SUBSTRATE 1505 SOURCE-SIDE DRIVING CIRCUIT

1503 PIXEL MATRIX CIRCUIT

1504 GATE-SIDE DRIVING CIRCUIT

1508 FPC

Fig.16





Fig. 17






Fig. 18A




Fig. 18B





Fig. 19A



Fig. 19B

Fig. 20

and he we was me the fee full fail



SCHEMATIC VIEW OF PRIOR ART INFORMATION PROCESSING APPARATUS